



Günther Tränkle (Herausgeber)  
Konstantin Osipov (Autor)



## Short channel GaN FET MMIC technology for high reliability applications



74

Forschungsberichte aus dem  
Ferdinand-Braun-Institut,  
Leibniz-Institut  
für Höchstfrequenztechnik

Short channel GaN FET MMIC  
technology for high reliability applications



Konstantin Osipov

<https://cuvillier.de/de/shop/publications/8989>

Copyright:

Cuvillier Verlag, Inhaberin Annette Jentzsch-Cuvillier, Nonnenstieg 8, 37075 Göttingen, Germany

Telefon: +49 (0)551 54724-0, E-Mail: [info@cuvillier.de](mailto:info@cuvillier.de), Website: <https://cuvillier.de>

## Table of Contents

<b>Zusammenfassung.....</b>	<b>II</b>
<b>Abstract.....</b>	<b>IV</b>
<b>Table of Contents .....</b>	<b>VI</b>
<b>List of abbreviations .....</b>	<b>IX</b>
<b>1      Introduction.....</b>	<b>12</b>
1.1     High reliability applications and potential of GaN in this area.....	12
1.2     Current state of K- and Ka-band GaN FET technology .....	13
1.3     Full cycle of GaN MMIC development and testing.....	16
1.3.1     MMIC specifications .....	17
1.3.2     Choice of technology .....	20
1.3.3     MMIC design, simulation and layout creation .....	21
1.3.4     Development of epitaxial structure design and MMIC fabrication technology.....	21
1.3.5     Modeling of passive elements.....	22
1.3.6     Transistor modeling .....	23
1.3.7     Qualification of newly developed MMIC fabrication process.....	26
<b>2      Main challenges of scaling down gate dimensions in GaN FETs.....</b>	<b>28</b>
2.1     Short channel effects and limitations on epitaxial structure .....	28
2.1.1     Drain Induced barrier lowering.....	29
2.1.2     Preliminary velocity saturation.....	32
2.1.3     Gate fringing .....	33
2.1.4     Hot electrons .....	34
2.2     Challenges in reducing parasitic effects limiting high-frequency performance GaN FETs.....	35
2.2.1     Role of parasitic source resistance .....	36
2.2.2     Role of parasitic gate resistance.....	38
2.2.3     Role of the parasitic gate cap capacitance .....	40
2.3     Difficulties in physical modeling of short channel GaN HEMTs.....	41
2.3.1     General approach for physical modeling of transistors .....	41
2.3.2     Derivation of equation set for the physical model of the transistor .....	42
2.3.3     Drift-diffusion and Hydrodynamic models for short channel transistor simulation	44
<b>3      Development and optimization of technological process flow for 100 nm GaN MMICs.....</b>	<b>47</b>
3.1     Basic process flow for embedded gate fabrication .....	47
3.2     Concept of novel gate approach.....	51
3.3     Development of process for shallow gate trench fabrication.....	52
3.3.1     ICP power .....	59
3.3.2     RF power .....	60
3.3.3     Process pressure .....	61

3.3.4	Gas flow ratio .....	62
3.3.5	Lower electrode temperature .....	63
3.4	Sputtered Ir metal deposition process.....	66
3.5	Development of process for Ir etching .....	67
3.6	Optimization of ohmic contact formation process.....	71
3.7	Optimization of gate shape for gate capacitance reduction .....	74
3.8	Creation of models for developed processes .....	77
3.8.1	Resist reflow process .....	77
3.8.2	Gate trench etching process .....	78
3.8.3	Ir sputtering process.....	81
3.8.4	Gate metal evaporation and Ir back etching .....	82
<b>4</b>	<b>Extension of sputtered Ir approach to Ir – plug technology .....</b>	<b>84</b>
4.1	Potential problems associated with embedded T-gates .....	84
4.2	Extension of the developed processes for creation of the Ir plug.....	86
4.3	Stress calculation in different gate constructions.....	92
<b>5</b>	<b>Electrical performance comparison of transistors with different gate design and Al composition in barrier layer .....</b>	<b>97</b>
5.1	DC performance.....	98
5.1.1	Gate technologies comparison .....	98
5.1.2	Epitaxial structures comparison.....	99
5.2	Dynamic performance.....	100
5.3	Small-signal performance .....	102
5.3.1	Gate technologies comparison .....	103
5.3.2	Epitaxial structures comparison.....	104
5.4	Large-signal performance .....	105
5.4.1	Gate technologies comparison .....	106
5.4.2	Epitaxial structures comparison.....	107
5.5	Reliability screening tests results.....	109
5.5.1	Gate technologies comparison .....	109
5.5.2	Epitaxial structures comparison.....	111
<b>6</b>	<b>Strain engineering of AlGaN/GaN HEMTs.....</b>	<b>114</b>
6.1	Polar properties of wurtzite GaN and AlGaN .....	114
6.1.1	Spontaneous polarization .....	114
6.1.2	Piezoelectric polarization.....	116
6.2	Mechanical strain in the AlGaN/GaN HEMTs .....	117
6.2.1	Sources of internal strain in AlGaN/GaN system of materials .....	117
6.2.2	External strain introduced by device processing .....	121
6.2.3	Strain induced by device operation (inverse piezoelectric effect) .....	123
6.3	External mechanical strain influence on the electrical performance of AlGaN/GaN HEMTs .....	126
6.3.1	Calculation of polarization charges in AlGaN/GaN system .....	126

6.3.2	Modeling of external mechanical stress influence on the AlGaN/GaN HEMT electrical performance.....	128
6.3.3	Stress model calibration and verification.....	130
6.4	Factors affecting local strain of AlGaN layer in the trench .....	137
6.4.1	Gate trench width.....	138
6.4.2	Gate trench sidewall slope angle .....	139
6.4.3	Thickness of 1 <sup>st</sup> SiN <sub>x</sub> layer.....	139
6.4.4	Gate-drain distance .....	140
6.4.5	Internal stress of SiN <sub>x</sub> layer .....	141
6.5	Possible applications of trench strain engineering for AlGaN/GaN MMIC fabrication.....	142
6.5.1	Reduction of short channel effects.....	143
6.5.2	Normally-off Schottky gate AlGaN/GaN HEMTs .....	146
6.5.3	E/D integration of the AlGaN/GaN HEMTs .....	148
6.5.4	Overview of the existing technologies for normally-off and E/D GaN HEMT fabrication.....	153
7	<b>Conclusions.....</b>	<b>158</b>
8	<b>References.....</b>	<b>160</b>