Contents

Su	Summary v					
Ζι	Zusammenfassung					
Acknowledgements xi						
1	Vert 1.1 1.2 1.3	ical Integration of High-Performance Processor-Memory Stacks: Motivation & Conception Driving Forces and Enabling Technologies	1 1 3 6 7 8 9 10 12 13 14 17 22 22			
	1.4	Scope and Organization of the Thesis	22			
3	Mul 2.1 2.2 2.3	i-Scale Modeling with Porous-Media Approach for Heat and Mass Transfer Design 2 Detailed Conjugate Heat and Mass Transfer 2 2.1.1 Fluid Flow Basics of NEWTONIAN Viscous Media 2 2.1.2 Heat Conduction and Energy Conservation 2 2.1.3 Limitations of Detailed Chip Stack Modeling 2 Multi-Scale Modeling: Heat and Mass Transfer in Porous Media 2 2.2.1 Volume Averaging of Porous Media 2 2.2.2 From DARCY Flow to the Extended NAVIER-STOKES Equation 2 2.2.3 Heat Transfer through a Porous Medium 2 2.2.4 Porous - Solid Domain Interaction 2 2.2.5 3D Solid to 2D Porous Media Field-Coupling 2 2.3.1 Sub-Domain Model using Periodic Boundary Conditions 2 3.3 Parameter Set of Individual Heat Transfer Geometries in Symmetry Direction 2 3.3 Parameter Set for Pin-Fin Arrays at Arbitrary Angle-of-Attack 2 3.3 Parameter Set for Pin-Fin Arrays at Arbitrary Angle-of-Attack 2	 25 25 26 27 28 29 30 30 32 35 37 41 48 61 			
3	3.1 3.2 3.3	Eutectic Bonding, Test Cavities, and Experimental Apparatus for Characterization Image: Control of the state of the	 61 61 64 66 69 72 75 78 78 79 			

xiii

Contents

	3.4 3.5	Multi-Cavity Test Vehicle: Pyramid-Chip-Stack	81 83			
4	Exp(4.1 4.2	erimental Results and Validation of Modeling FrameworkUniform Single Cavity Experiment: Unit-Cell Shape Efficiency	85 85 86 88 92 95 99 100 102 104 111 111 112 113 116			
5	Inte 5.1 5.2 5.3	rlayer Cooling Design-Rules, Conclusions and Outlook Interlayer Cooled Chip Stacks: Performance and Characteristics 5.1.1 Benchmark: Uniform, Two-port Interlayer Cooling vs. Back-Side Heat Removal 5.1.2 Fluid Manifold Design: Pressure Penalty and Mass Flow Maldistribution 5.1.3 Critical Hot-Spot Dimension: Hot-Spot Temperature Mitigation by Heat Spreading in Thin Die 5.1.4 Thermal Transients: Time Constant and Retardation Advanced Interlayer Cooling: Design-Rules and Recommendations 5.2.1 Unit-Cell Shape Menu and Interlayer Cooling Performance Scaling at Uniform Heat Flux 5.2.2 Power Map aware Heat Removal: Heat Transfer Structure Modulation - Fluid Focusing - Fluid Delivery Architectures - Tier-to-Tier Crosstalk 5.2.3 Electro-Thermal Co-Design: Interlayer Cooling Aware Floorplanning 5.2.4 Interlayer Cooling Performance Evolution Future Research Agenda	117 117 117 118 \$119 120 122 123 124 125 126 126 126 127 127			
Α	Pow A.1 A.2	Prer Map Contrast specific Pin Shape Optimization Advanced Pin Shapes Pin Shape Selection with Respect to Power Map Contrast	129 129 131			
В	Imp B.1 B.2 B.3	lementation of Porous-Media and Field-Coupling: ANSYS CFX Definition File Manipulation: CFX Command Line Mass Transport in the quasi Two-Dimensional Porous Domain Heat Transfer by Porous Domain Field-Coupling	135 135 135 137			
С	Abb	reviations	139			
D	List	of Symbols	141			
Bi	Bibliography 145					
Lis	List of Publications 15					