

Contents

Abstract	v
Acknowledgements	vii
Contents	ix
List of Symbols and Constants	xii
1 Introduction	1
2 Proposed Application	3
2.1 Link Budget	3
2.1.1 Digital Modulation Format	3
2.1.2 Link Budget Calculations	5
2.2 Transceiver Topologies	6
3 SiGe MMIC Technology and Modeling	9
3.1 Heterojunction Bipolar Transistor	10
3.1.1 Standard Topology	10
3.1.2 Layout Modifications	11
3.1.3 Modeling	12
3.2 Metal-Insulator-Metal Capacitor	22
3.2.1 Standard Topology and Layout Modifications	22
3.2.2 Modeling	22
3.3 Inductors	30
3.3.1 Standard Topology and Layout Modifications	30
3.3.2 Environment of an Inductor	31
3.4 Transmission Lines	32
3.4.1 Topology	32
3.4.2 Modeling	33
3.5 Resistors	35
4 Design Approach	37
4.1 Lumped Component Design	37
4.2 Differential Circuit Design and Layout	38
4.2.1 Problems arising from single-ended Design	38
4.2.2 Differential Design	39

4.3	High Integration Level - Coupling and Isolation Issues	41
4.3.1	Substrate Coupling Noise	41
4.3.2	DC-Distribution Filter Network	47
4.3.3	Results	48
4.4	Circuit Simulation Accuracy	50
5	Integrated Circuits	53
5.1	Low Noise Amplifier	53
5.1.1	Hawkins's Noise Theory	53
5.1.2	Low Noise, High Associated Gain Design	55
5.1.3	Cascode Topology	56
5.1.4	Circuit Description and Results	57
5.2	Image Rejection Mixer	61
5.2.1	Mixer core	62
5.2.2	Buffer Stage	67
5.2.3	RC Sequence Asymmetric Polyphase Network	68
5.2.4	Results	68
5.3	Balanced Voltage Controlled Oscillator	69
5.3.1	Common-Base Concept	70
5.3.2	Results	71
5.4	Static Frequency Divider	72
5.4.1	Master-Slave Toggle Flip-Flop	72
5.4.2	Circuit Description	73
5.4.3	Results	75
5.5	Superheterodyne Image Reject Receiver	76
5.5.1	Receiver Topology	76
5.5.2	Receiver Results	78
5.6	Transceiver IC with Integrated Folded Dipole Antenna	79
5.6.1	Dipole Antenna	79
5.6.2	Receive Path	82
5.6.3	Transmit Path	86
6	Conclusions and Outlook	90
Publications		93
Bibliography		97
List of Tables		105
List of Figures		107
A De-embedding		113
A.1	Open De-embedding	113
A.2	Short De-embedding	114
A.3	Thru De-embedding	115

B On-Chip Inductors' Data	117
C MEXTRAM	118
C.1 Measurement Set	118
C.2 Initial MEXTRAM Parameter Set	118
C.2.1 Epi-layer Model Parameters	118
C.2.2 Avalanche Parameters	120
C.2.3 Diffusion Voltage Calculations	120
C.2.4 Additional Parameters	121
D Circuit Topologies	123
D.1 Emitter-coupled Transistor Pair	123
D.2 Gilbert Cell	124
Lebenslauf	127