

Contents

1	INTRODUCTION	1
1.1	Embedded system requirements	2
1.2	Architecture and application properties	4
1.3	Challenges for real-time analysis	7
1.4	Contributions	10
1.5	Overview	11
2	CACHE BEHAVIOR IN EMBEDDED SYSTEMS	13
2.1	Cache memories	13
2.1.1	Semiconductor Memories	13
2.1.2	Cache architecture and functionality	14
2.1.3	Improving cache performance	16
2.1.4	Considered cache effects	19
2.2	Predictable cache usage	20
2.2.1	Cache partitioning	20
2.2.2	Cache locking	21
2.2.3	Scratch-pad RAM	22
2.2.4	Discussion	23
2.3	Scheduling and schedulability analysis	23
2.3.1	Scheduling	23
2.3.2	Schedulability analysis	25
2.4	Cache effects in schedulability analysis	26
2.4.1	Cache related preemption delay analysis	26
2.4.2	CRPD analysis refinements	30
2.4.3	Intrinsic and extrinsic cache analysis	32
2.4.4	Discussion	32

2.5	Data flow analysis techniques	33
2.5.1	Set-based preemption delay analysis	34
2.5.2	State-based preemption delay analysis	41
2.5.3	Intrinsic cache analysis	47
3	CACHE-AWARE RESPONSE TIME ANALYSIS	49
3.1	Background and Motivation	49
3.2	Cache-aware schedulability analysis	50
3.2.1	Simplified approach	51
3.2.2	Indirect preemptions	53
3.2.3	Time complexity	61
3.3	Delay for multiple preemptions	62
3.3.1	System model and motivating example	63
3.3.2	Preemption scenarios	66
3.3.3	Delay for preemption scenarios	70
3.3.4	Approximation of multiple preemption delays	74
3.3.5	Revised schedulability analysis	75
3.4	Multiple task activation	76
3.4.1	Cache content propagation	76
3.4.2	Cache usage of intermediate tasks	77
3.4.3	Revisited single task cache analysis	79
3.5	Experiments	80
3.5.1	Setup	80
3.5.2	Single preemption delays	81
3.5.3	Multiple preemption delays	82
3.5.4	Multiple task activation for single task execution	82
3.5.5	Cache-aware schedulability analysis	83
3.6	Conclusion	85
4	SCALABLE PRECISION CACHE ANALYSIS	87
4.1	Motivational example	88
4.1.1	Set-based approach by Lee	89
4.1.2	State-based approach by Mitra	90
4.1.3	Comparison and discussion	90
4.2	Scalable precision cache model	92
4.3	Preemption delay analysis for direct mapped caches	92
4.3.1	Scalable data flow analysis	93
4.3.2	Bounding number of cache states	94
4.3.3	Time complexity	97

4.3.4	Bounding number of memory blocks	99
4.3.5	Example	100
4.4	Preemption delay analysis for associative caches	103
4.4.1	Scalable data flow analysis	104
4.4.2	Bound algorithm for associative caches	104
4.4.3	LRU algorithm for scalable precision cache model	106
4.4.4	Time complexity	111
4.4.5	Lee's approach contains a flaw	112
4.5	Cache analysis framework for real-time verification	113
4.5.1	Cache-aware response time analysis	113
4.5.2	Pseudo-LRU replacement strategy	114
4.5.3	Guidance to choose scaling parameter	114
4.6	Experiments	114
4.6.1	Preemption delay analysis	116
4.6.2	Analysis time and memory consumption	121
4.6.3	Response time analysis	123
4.7	Conclusion	126
5	DATA CACHE ANALYSIS	127
5.1	Introduction	127
5.1.1	Related work	128
5.1.2	Principle of analysis	129
5.1.3	Framework overview	130
5.2	Data dependency analysis	131
5.2.1	Analysis abstraction level	132
5.2.2	Program path classification	134
5.2.3	Memory access classification	134
5.2.4	Single data sequence construction	136
5.3	Memory address mapping	136
5.3.1	Instruction address mapping	136
5.3.2	Memory trace generation	137
5.3.3	Data address mapping	138
5.4	Cache behavior analysis	139
5.4.1	Cache miss counter	139
5.4.2	Persistence analysis of unpredictable accesses	140
5.4.3	Predictable data accesses	141
5.5	Data cache timing analysis	141
5.5.1	Integer linear programming	141

5.5.2	Pigeon-hole principle	142
5.5.3	Assumptions for data cache analysis	143
5.6	Experiments	144
5.7	Conclusion	146
6	INSTRUMENTATION POINT PLACEMENT	147
6.1	Introduction	147
6.2	Related Work	149
6.2.1	Measurement-based WCET analysis	149
6.2.2	SymTA/P approach	150
6.3	Instrumentation point methodology	151
6.3.1	Program segment partitioning	153
6.3.2	Instrumentation probes	155
6.3.3	Execution time measurement	157
6.3.4	Back-annotation of timing results	157
6.4	Experiments	158
6.5	Conclusion	159
7	SUMMARY AND OUTLOOK	161
7.1	Summary	161
7.2	Outlook	163
Appendices		165
A	WCET Analysis	165
A.1	SymTA/P analysis framework	165
A.1.1	Program path analysis (Frontend)	165
A.1.2	Execution time measurement (Backend)	166
A.1.3	Cache Analysis	167
A.1.4	WCET Computation (ILP Solver)	167
A.2	Case study	169
List of Figures		173
List of Tables		178
List of Publications		179
Bibliography		181
Glossary		191