




Patrick Pütz (Autor)

Fabrication of Superconductor-Insulator-Superconductor Devices for Heterodyne Mixer Applications with Electron Beam Lithography



<https://cuvillier.de/de/shop/publications/2925>

Copyright:

Cuvillier Verlag, Inhaberin Annette Jentsch-Cuvillier, Nonnenstieg 8, 37075 Göttingen, Germany

Telefon: +49 (0)551 54724-0, E-Mail: info@cuvillier.de, Website: <https://cuvillier.de>

Contents

1	Introduction	1
1.1	Heterodyne receivers for radio astronomy	2
1.2	Superconducting mixer devices	4
1.3	Limitations of UV photolithography based fabrication	8
1.4	Enhancement of SIS mixer device fabrication	10
1.4.1	Development of e-beam / CMP fabrication process	11
1.5	Organization of thesis	14
2	SIS junction devices	17
2.1	SIS I-V curve	17
2.1.1	DC I-V characteristics	17
2.1.2	RF I-V characteristics	22
2.2	Impedance matching of junction to waveguide	26
2.2.1	Integrated tuning circuits	27
2.2.2	Waveguide environment of 475 GHz SMART devices	30
2.3	Design of 475 GHz SMART devices	32
2.3.1	Initial device parameters	34
2.3.2	Calculation and optimization of integrated tuning circuit	35
2.3.3	Influence of fabrication tolerances on simulated RF performance	39

3	Development of e-beam definition based processes	43
3.1	KOSMA electron beam lithography system	43
3.2	Definition of junction area	45
3.2.1	Options for e-beam definition	45
3.2.2	PMMA processing	47
3.2.3	E-beam exposure of PMMA	48
3.2.4	Etch mask	49
3.2.5	Reactive-ion etching (RIE) of junction areas	50
3.3	Definition of top electrode of tuning circuit	54
3.3.1	AZ5206 photoresist processing	54
3.3.2	E-beam exposure of AZ5206	55
4	Development of chemical mechanical planarization process	57
4.1	Planarization of tuning circuit dielectric	59
4.1.1	Preston polishing model	61
4.1.2	Optimizing global planarization characteristics	62
4.1.3	Deposition of dielectric layer	64
4.2	Planarization process development	64
4.2.1	Process prototyping with modified lapping machine	64
4.2.2	Dedicated CMP polisher	67
4.2.3	Design and construction of wafer carrier	69
4.2.4	Polishing pad and slurry	72
4.3	Guide to operation	74
5	Results of device fabrication	81
5.1	490EBL fabrication process	82
5.2	E-beam definition of junction area	84
5.2.1	Measurement procedure	84
5.2.2	Analysis of junction area reproducibility	86
5.3	E-beam definition of integrated tuning circuit	91
5.3.1	Alignment accuracy	93
5.4	CMP planarization	95

5.4.1	Polishing parameters	95
5.4.2	Optimization of pattern density of circuit layout . . .	96
5.4.3	Modification to junction fabrication	98
5.4.4	490EBL mask layout	99
5.4.5	490EBL planarization quality	100
5.5	Improvement of DC I-V characteristics	103
5.5.1	Leakage currents	104
5.5.2	Gap voltage	105
5.5.3	Device yield	107
5.6	Mixer RF evaluation	109
5.6.1	Comparison of device performance	110
5.6.2	HIFI Band 2 mixer device performance	114
6	Outlook – future work	117
6.1	Enhancement of junction area definition	117
6.1.1	E-beam lithography	117
6.1.2	RIE	118
6.2	E-beam definition of tuning circuit top electrode	118
6.3	Enhancement of CMP	119
6.4	Submillimeter SIS mixer devices	119
6.5	THz SIS mixer device development	120
A	Process data	121
A.1	Fabrication recipe for 490EBL mask	121
A.2	Metal wet-etch solutions	135
A.3	SiO ₂ thickness color chart	135
B	Tuning circuit parameters of 475 GHz SMART devices	137
C	CAD drawing of wafer carrier and polishing head	139
	Bibliography	141